网站公告列表

  没有公告

加入收藏
设为首页
联系站长
您现在的位置: 61IC中国电子在线 >> DSP >> C6000文章 >> C64X系列 >> 文章正文
  [组图]DM642 EVM Video ADC         ★★★ 【字体:
DM642 EVM Video ADC
作者:61IC    文章来源:本站原创    点击数:    更新时间:2006-10-17    

Video encoder to display video

Library

DM642 EVM Board Support Library in Embedded Target for TI C6000 DSP

Description

In the project generated from a model, this block provides the code to gather video from another block in the model, and direct the video stream to the video output port on the board.

You should input unsigned 8-bit integers to the block in the specified mode.

Adding this block to a model enables code generated from your model to perform the following tasks:

  1. Capture digital video data from the application on your DM642 EVM.
  2. Buffer the captured video into frames for NTSC display -- two fields per frame and 30 frames per second, or SVGA display -- RGB24 color with noninterlaced frames.
  3. Convert to analog video.
  4. Output the converted analog video to the EVM Video Out ports.

Unlike the DM642 EVM Video ADC block, this DAC block does not convert the video between formats. Nor does this block inherit any settings from the DM642 EVM Video ADC block, as some of the other C6000 DAC blocks do.

The Mode option specifies both the video format the block accepts and the format the block outputs to the video output ports on the EVM.

To be able to be displayed, images that you send to the block should be equal to or smaller than the target display size. If the input images are smaller than the target display size, the block pads the image by adding zeros to the image.

When you add this block to your Simulink model, it has no affect on your simulation -- it outputs a string of zeros. In code generation, the block creates the device code needed to buffer, convert, and send video to the output port on the EVM.

Dialog Box

Mode

Specifies the video format for the block. The block then sends video in this format to the video output port on the EVM. The Mode parameter offers the following options:

Analog Output Mode
Description
NTSC 720x480 YCbCr
Analog output of video data in 720-by-480 pixels format with full color
NTSC 640x480 Y
Analog video output in 640-by-480 pixels format with black and white only (luminance). No color data.
SVGA 800x600 RGB24
Full super VGA format 800-by-600 pixels with three color channels: 8-bit red, 8-bit green, and 8-bit blue data.

Data order
With data order, you control the way the video decoder stores and outputs video data fields and frames of images. Choose one of these options from the list.
  • Row major -- store video data in row major order. This is the default setting and matches most video data.
  • Column major -- store video data in column major order. Simulink® and MATLAB both use this format to store images and matrices.

DM642 EVM Video DAC blocks store the image data in row major format because most video display devices use a scanning order of left-to-right and top-to-bottom, favoring the rows.

MATLAB and Simulink use column major ordering to store image and matrix data. Therefore, some of the Simulink blocks may not work correctly or as expected with the DM642 EVM Video DAC blocks.

To address this problem, the Video DAC blocks include an option Data order to let you select either row major or the column major storage formats. By default, these blocks use row major data format.

When the column major data ordering option is selected, the block performs an explicit transposition on the image data to map the data format from row major to column major order. To minimize the processor time spent on the transposition, the block uses optimized assembly routines to accomplish the image transposition.

Center Image
Directs the block to center the output image on the display. Note that centering the image requires some computation by the processor so there are small time and CPU cycles penalties for choosing this option. For that reason, Center image is cleared by default.
Another note of interest -- some cameras pad their video output with zeros to ensure that the display does not cut off the image on one side, usually the left. Images that include such padding may appear to be off-center on the display. In fact, while the displayed image may not appear centered, the electronic image (the data that compose the displayed image plus the padding which you cannot see) is centered in the display area.

               欢迎点击进入:TI德州中文网   (国内唯一针对TI应用的中文技术网站)    文章录入:admin    责任编辑:admin 
  • 上一篇文章:

  • 下一篇文章:
  • 发表评论】【加入收藏】【告诉好友】【打印此文】【关闭窗口
    最新热点 最新推荐 相关文章
    DM642上TCP/IP协议的实现及性…
    基于DM642嵌入式无线视频监控…
    DM642 I2C通用读写源代码
    基于AVS-M和DM642视频服务器…
    DM642 Ver2.0多路实时图像处…
    DM642与百兆以太网接口设计
    DM642与1394a的接口设计
    DM642和线阵CCD的接口
    DM642与以太网的接口
    DM642与CMOS图像传感器的接口
      网友评论:(只显示最新10条。评论内容只代表网友观点,与本站立场无关!)
    站长:61IC 湘ICP备05002478号