英文版PDF格式

《Advanced Chip Synthesis(2nd Edition)》

Hardcover: 360 pages ; Dimensions (in inches): 1.14 x 9.52 x 6.44
Publisher: Kluwer Academic Publishers; 2nd edition (December 1, 2001)
ISBN: 0792376447

Editorial Reviews

From Book News, Inc.

This book describes advanced concepts and techniques for ASIC chip synthesis, physical synthesis, formal verification, and static timing analysis using the Synopsys suite of tools. The ASIC design flow methodology targeted for very deep sub-micron (VDSM) technologies is also covered in detail. Emphasis is on real-time application of Synopsys tools used to combat various problems seen at VDSM geometries. A design methodology is presented for handling complex, sub-micron ASIC designs. At each step, problems related to each phase of the design flow are identified and solutions are described. The target audiences for this book are practicing ASIC design engineers and masters level students in advanced VLSI courses on ASIC chip design and DFT techniques. This second edition is updated to the Tcl version of Design Compiler. Bhatnagar is an ASIC Design Group Leader in a semiconductor company.Copyright © 2004 Book News, Inc., Portland, OR

Book Info

Describes the advanced concepts and techniques used towards ASIC chip synthesis, physical formal verification and static timing analysis, using the Synopsys suite of tools.

Book Description

Advanced ASIC Chip Synthesis: Using Synopsys TM Design CompilerTM Physical CompilerTM and PrimeTime TM, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.

The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.

Advanced Chip