|
|||||||||
 |
|
||||||||
|
|
||||||||||||||
| . 网站首页 . 新闻 . 新品 . 方案 . 专访 . 活动 . DSP . EDA . 评测室 . 技术文库 . 会员区 . 商城 . 服务导航 . 邮购 . 资源 . | ||
 |
||
|
||
|
|||||
| NS系统测试接如系统解决方案 | |||||
作者：NS 文章来源：本站 点击数： 更新时间：2007-3-19  |
|||||
 Complex circuit board designs typically use multiple IEEE 1149.1 (JTAG) access points for FPGA configuration, Flash programming, emulation, and test. By incorporating Nationals JTAG mux products, multiple JTAG headers can be eliminated and isolation of components can be improved. The JTAG mux can further extend the utility of the JTAG bus by allowing a multi-drop JTAG configuration in a backplane environment. This capability provides access to advanced features across multiple cards at higher levels of system integration, such as high-speed interconnect test when using Nationals innovative LVDS with JTAG accessible at-speed BIST. Component Highlights *Multidrop JTAG Mux - Simplifies access to multiple JTAG chains, and enables multi-drop JTAG access. *Embedded JTAG Master - Converts Parallel bus data to JTAG for embedded vector delivery. *LVDS SerDes - JTAG accessible at-speed BIST verifies high-speed LVDS interconnect integrity. 1 LVDS SerDes With IEEE 1149.1 DS92LV1260TUJB SCAN921023SLC SCAN921023SLCX 2 Multidrop JTAG Multiplexer SCANSTA101SM SCANSTA101SMX SCANSTA112SM 3 Embedded JTAG Master SCANSTA101SM SCANSTA101SMX SCANSTA112SM |
|||||
| 欢迎点击进入：TI德州中文网 (国内唯一针对TI应用的中文技术网站) 文章录入：admin 责任编辑：admin | |||||
| 【发表评论】【加入收藏】【告诉好友】【打印此文】【关闭窗口】 | |||||
| 最新热点 | 最新推荐 | 相关文章 | ||
| 没有相关文章 |
| 网友评论：（只显示最新10条。评论内容只代表网友观点，与本站立场无关！） |
| | 设为首页 | 加入收藏 | 联系站长 | 友情链接 | 版权申明 | 网站公告 | 管理登录 | | |||
|
