| SystemVerilog for Design |
| 运行环境： Win9x/NT/2000/XP/2003 |
 |
文件大小： 2300 K |
| 软件等级： ★★★ |
软件类别： |
| 开 发 商： Free |
软件语言： |
| 相关链接： 资源演示地址 资源注册地址 |
软件属性： |
下载次数： 本日： 本周：
本月： 总计： |
授权方式： |
| 解压密码： |
| 软件添加： 审核:admin 录入:admin |
添加时间： 2007-10-25 15:25:42 |
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs.
The first edition of this book addressed the first aspect of the SystemVerilog extensions to Verilog. Important modeling features were presented, such as two-state data types, enumerated types, user-degined types, structures, unions, and interfaces. Emphasis was placed on the proper usage of these enhancements for simulation and synthesis.
SystemVerilog for Design, Second Edition has been extensively revised on a chapter by chapter basis to include the many text and example updates needed to reflect changes that were made between the first edition of this book was written and the finalization of the new standard. It is important that the book reflect these syntax and semantic changes to the SystemVerilog language.
In addition, the second edition features a new chapter that explanis the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools. |
* 为了达到最快的下载速度，推荐使用网际快车下载本站软件。
* 如果您发现该软件不能下载，请通知管理员或点击【此处报错】，谢谢！
* 未经本站明确许可，任何网站不得非法盗链及抄袭本站资源；如引用页面，请注明来自本站，谢谢您的支持！ |
|
|
| 网友评论：（评论内容只代表网友观点，与本站立场无关！） |
【发表评论】 |
